Re: [load balancing] Cascading switches off of a Foundry switch

From: Nimesh Vakharia (nvakhariIZZATgenx.net)
Date: Fri Feb 16 2001 - 21:42:19 EST

  • Next message: KJ & JC Salchow: "Re: [load balancing] Verisign and Load Balancers"

    > I doubt that the packet rewrites are taking place in ASIC - anytime you go
    > above layer 2 doing dynamic stuff you've got to have a processor and ram.
    >
            Possible, this is what our sales/SE guys implied (its all
    ASIC)... its quite possible it was a sales gimmick...

    Nimesh.



    This archive was generated by hypermail 2b30 : Fri Feb 16 2001 - 21:34:13 EST